




Logo credits go to Moses Won

Discussion 1B

Transistors



About Me



(Super) Senior CS & Math Double Major
4th time TAing this class, taught 16A for a year

Academic Interests: Machine Learning, Control Theory, Probability

Hobbies: Soccer, Basketball, Classical Music, Board Games

Personal Website: taejin.xyz/teaching

Will upload recordings, notes, and occasional practice problems.

Discussion 1B: Transistors

What is a transistor?

Transistors are electrical devices that **switch** or **amplify** electrical signals and power.

Common Terminology

MOS: Metal-Oxide Semiconductor


BJT: Bipolar Junction Transistor

FET: Field-Effect Transistor

CMOS Transistors

C stands for "Complementary"

N MOS




NMOS :

Drain : Higher

Source : Lower

N stands for N-Type

PMOS



Notice
the bubble
in the PMOS

PMOS:

Source: Higher

Drain: Lower

P stands for P-Type



"Type" refers to the semiconductor material that makes these transistors. (Out of scope)

Why do we care about transistors?

Some call it the greatest invention of the 20th century!

- We can build logic gates out of CMOS Transistors
- You can build a CPU with logic gates and a clock (61C Logisim Project)
- A clock can be made out of transistors. (Ring oscillator)
- We can amplify signals using transistors. (Op-Amps are a lie)

Digital Clock




Input	Output
T	F
F	T




takes some time
to switch from
 $T \rightarrow F$

Breakdown of a Transistor

NMOS




Switch Model




$$V_{GS} = V_G - V_S$$

Resistor-Switch Model




parasitic
Capacitance


RC Model



PMOS



Switch Model



$$V_{SG} = V_S - V_G$$

V_{tp} : PMOS threshold

Switch Model


Analyze Logical behavior of transistor

Normally pmos is ON when


$$V_{GS} \leq V_{tp}$$

$$V_{SG} \geq |V_{tp}|$$

Resistor-Switch Model




RC Model



RC Model

Analyze the time delay of each transistor

CMOS Inverter



The CMOS Inverter is a NOT Gate

We define OV as a logical False and $V_{DD} = 5V$ as a logical True. Suppose $V_{thn} = |V_{tp}| = \frac{V_{DD}}{2}$

Expected


Vin	Vout
T	F
F	T

In Circuits

Vin	Vout
V_{DD}	
OV	

Vout = OV

Assume $V_{in} = \text{True} = V_{DD}$




$$V_G = V_{in} = V_{DD}$$

$$V_S = V_{DD} \quad V_D = V_{out}$$

Ask: Is $0 \geq |V_{tp}|$?


No: Switch is off / open

New Circuit (Assume switch model)



$$V_{in} = V_{DD} \quad \text{or} \quad V_{in} = T$$

Circuit




V_{out} is connected to ground so

$$V_{out} = 0V$$

$$V_{in} = 0 \quad \text{or} \quad V_{in} = F$$



Circuit



V_{out} is connected to V_{DD} so

$$V_{out} = V_{DD}$$

3. Single Transistor Inverter



$$0 < V_{th} < V_{DD}$$

(i) What is V_{out} when $V_{in} = 0V$


1. Label G, D, S

$$V_{in} \xrightarrow{G} \begin{cases} D : V_{out} \\ S : 0 \end{cases}$$

$$V_G = V_{in}, V_S = 0, V_D = V_{out}$$

4. Resulting Circuit:

$$\begin{aligned} V_{GS} &= V_G - V_S \\ &= V_{in} - 0 \\ &= 0 \end{aligned}$$



3. Switch is on/off?

$$V_{GS} = 0 < V_{th}$$

so switch is off/open
 V_{out}

T

I

$$V_{out} = V_{DD} \text{ since } i_{R1} = 0$$

(ii) What is V_{out} when $V_{in} = V_{DD}$?


1. Label G, D, S

$$V_{in} \xrightarrow{G} \begin{cases} D : V_{out} \\ S : 0 \end{cases}$$

$$V_G < V_{DD}, V_S = 0, V_D = V_{out}$$

4. Resulting Circuit:

$$\begin{aligned} V_{GS} &= V_G - V_S \\ &= V_{DD} - 0 \\ &= V_{DD} \end{aligned}$$




3. Switch on/off?

$$V_{GS} = V_{DD} > V_{th}$$


so switch is on/closed

$$V_{out} = 0 \text{ since } V_{out} \text{ is connected to ground.}$$

Part 2: Using resistor - switch model



NOT Gate




(i) What is V_{out} when $V_{in} = 0$?

$$V_{GS} = V_G - V_S \\ = 0 - 0 = 0 < V_{thn}$$

NMOS is off / open

(ii) What is V_{out} when $V_{in} = V_{DD}$?



$$G = V_{in} = V_{DD}$$

$$S = 0V$$

$$D = V_{out}$$

$$V_{GS} = V_{DD} > V_{thn}$$

NMOS is on / closed

$$R_N = \frac{1}{I_0} R_1$$



$$\text{Voltage Dividers: } V_{out} = \frac{R_N}{R_1 + R_N} V_{DD}$$

$V_{DD} = \frac{1}{11} V_{DD}$
Doesn't reach true 0.

Using this inverter, designers should label $\frac{1}{11} V_{DD}$ as False

or create some threshold H if $V < H$, then V is False

Here $H \approx \frac{1}{10} V_{DD}$ will suffice.




$$0 < V_{thn} < V_{DD}$$



$i_{R1} = 0$
since nothing is connected

$$V_{out} = V_{DD}$$




.

(iii) How much power does this circuit consume when $V_{in} = 0$?


Remember $P = IV$.

When $V_{in} = 0V$



Since $i = 0$, $P = 0$.

(iv) How much power does this circuit consume when $V_{in} = V_{DD}$?



$$i = \frac{V_{DD}}{R_1 + R_N}$$

$$P = \frac{V_{DD}^2}{R_1 + R_N}$$

$V = V_{DD}$ since power is consumed across both resistors.

(v) Compare to CMOS Inverter:

CMOS inverter consumes zero power


This is why CMOS is desirable over single NMOS transistor.

$$\begin{aligned} V_{in} &= 0V \\ V_{DD} &\end{aligned}$$



$$\begin{aligned} P &\approx 0 \\ P &= 0 \text{ since } V_{out} = 0 \end{aligned}$$


$$\begin{aligned} V_{in} &= V_{DD} \\ V_{DD} &\end{aligned}$$




$$\begin{aligned} V_{in} &= V_{DD} \\ V_{DD} &\end{aligned}$$

Summary (Main Takeaways)

1. Two Transistors (PMOS and NMOS), they behave like switches



2. We can build Logic gates out of Transistors



3. CMOS Inverter is desirable over single NMOS / PMOS since CMOS consumes zero power when no load is attached.

4. Looking Forward: Transistors always have delay due to parasitic capacitance.